module tb\_clock\_divider;

reg clock\_in;

wire clock\_out;

clock\_divider uut (

.clock\_in(clock\_in),

.clock\_out(clock\_out)

);

initial begin

clock\_in = 0;

forever #10 clock\_in = ~clock\_in;

end

endmodule